I. INTRODUCTION There is a need in industrial control networks, which are mission-oriented local networks, for frame forwarding techniques that offer a fixed delay to a subclass of traffic [7] . Industrial control networks have a portion of the exchanged bandwidth dedicated to support tight inter-process control and control loop communication. There are three types of latency related service descriptions the network can offer: 1) Low delay bound on communicated traffic, 2) Minimal delay-jitter, which is the extent of compression between any two arriving frames [2] , and 3) Stable delay bound value independent of the other network utilizations.
Other packet scheduling schemes that attempt to minimize delay-jitter, suffer from either requiring inter-switch clock coordination (i.e. RCSP-DJ) (rather than asynchronous operation), or maintain a fixed priority so that the highest priority flows must contend without regard to past frame arrival treatment (i.e. RCSP-RJ). The result is that asynchronous switching networks are restricted to use of RCSP-RJ which can not guarantee maximal delay bounds.
Techniques utilizing an 'earliness timestamp' [8] are avoided to preserve the fault independence of switches as each switch is functionally dependent on the fault-free operation of predecessor switches. Industrial control switching network systems will benefit from FlexTDMA when the complexity of system level synchronization is unacceptable, but the component switches must operate fault independently. FlexTDMA does not require asynchronous clock coordination, and limits the affect of a switch fault within the network.
We introduce FlexTDMA scheduling policy which is intended to offer nearly RCSP-DJ service in an asynchronous network, i.e., without switch coordination. This is accomplished by a periodic maximally delayed frame transmission on each flow (called baselining). This allows a RCSP-RJ policy to closely conform to the RCSP-DJ performance properties.
The FlexTDMA function value is isolated to limited closed industrial networks with well defined system engineering delay requirements established to insure a functional system. This paper is organized as follows. Section 2 gives some background, and Section 3 details the proposed FlexTDMA policy and its properties. Section 4 discusses the performance of FlexTDMA, followed by conclusions in Section 5.
II. BACKGROUND

A. Network Model and Assumptions
This paper considers a network of switches that operate independently with no clock coordination. Each switch has no knowledge of the internal clock timing of any adjacent switch, and there is no direct way to validate the timing of each received frame other than evaluation of the received traffic envelope of each flow to the switch. Additionally there is no 'earliness timestamp' exchanged between switches.
B. Policing and Regulation
Arriving traffic must be constrained to a defined traffic envelope [2, 4] . This can be accomplished by restoring the arriving traffic envelope through traffic shaping [6] . This eliminates delay-jitter restoring each flow to the initial transmission definition at the network ingress [2, 3] . This allows per switch analysis of delay bound and avoids classic cyclic dependency analysis issues [5] . The reshaping algorithm restores each flow to have frames separated by the initial minimum frame transmission interval [3] . When a flow is bounded by a rate, r, maximum burst size, b, and traffic envelope ( )
within time I, reshaping of the flow does not increase the maximal delay bound from the ingress of the previous switch packet scheduler to the egress of the reshaping process in the current switch [3, 5] . The holding time in the regulator is limited to the ahead-of-time transmission in the previous . Therefore the initial arrival pattern to the first switch is fully restored at each switch. This is only possible assuming that the ET in the previous switch
D. Full Restoration Following Regulation
− is known, which is not possible in asynchronous systems where clock timing is not exchanged.
III. FLEXTDMA
A. Restoration Based on ET in Previous Switch
The regulation equation (3) is based on knowing the three right side terms of the equation. The value π j-1,j is fixed at P k /l j , the frame k size divided by the line rate of switch j. The value d j-1 is fixed in a static configuration based on the delay bound of the packet scheduler supporting the flow containing frame k in switch j-1. 
B. Reimplementation of Regulation Using Token Bucket
Recall that π j-1,j , the transmission time from switch j-1 to switch j, is fixed. All the bits of the frame will arrive to switch j exactly π j-1,j after transmission was initiated at switch j-1 so 
When using a token bucket as a regulator (limits arrivals to (1) during any interval I), the value AT . The exact jitter applied to frame k can be detected when frame k-1 was delayed the maximal amount. Once a maximally delayed frame is received from switch j-1, the k j ET will be computed as
where X min is the minimum frame inter-arrival time on the flow.
C. Flow Baselining
As each switch operates with an independent clock, when a token bucket is used at each switch (for independence) there is no way to know the delay time through the previous scheduler. Here we introduce the concept of a 'baselined' flow.
Definition Baselined flow: A flow on which a frame has been recently transmitted at the delay bound, and each frame has been received before its eligibility time.
A flow for which the current ET has passed with no frame receipt is considered not baselined. A flow is considered 'baselined' since subsequent switches experience the maximal relative receipt time. A newly baselined frame will cause a maximal series of ETs since the frame is transmitted at the maximal delay bound. When a flow is baselined, most frames on the flow can be transmitted with any delay less than the flow delay bound. Each switch tracks the baselined status of each flow. When switch i transmits a frame on flow j at the deadline time for the packet scheduling algorithm the flow is considered baselined at switch i. Subsequent frames transmitted by switch i are held at switch i+1 a duration so that the maximum delay bound is enforced.
When a flow is not baselined by transmitting with a maximum delay at the scheduler of a switch, the delay bound can range
, where Π is the sum of the transmission times at all switches. The delay-jitter is limited to the wait time in the packet scheduler of the final switch [2, 3] . A frame is received to a baselined flow can be transmitted at any time between the ET of the flow and the deadline.
D. Virtual Flow for Baselining
A virtual flow flow 01 is added to the packet scheduler at priority level-0 (highest) for allocation of baselining TO for flows. With flow 01 the RCSP schedulability equation is:
The first term of (4) represents the amount of workload that is added by the inclusion of the baselining flow flow 01 .
When B is the highest (maximal) priority level allowed to utilize flow 01 baselining opportunities, we can draw the following 3 conclusions. 1) the delay bound for priority levels-m in [1,B-1] must consider the existence of flow 01 in the delay bound schedulability equation. All priority levels in [m+1,B] (those priority levels allowed to baseline and at higher priority than the priority level m) may utilize flow 01 for baselining. The resulting delay bound schedulability equation for priority level-m will be (4).
2) the delay bound for priority level-m = B can be scheduled as if flow 01 had no bandwidth allocation at all. The rate at which frames arrive on flows within the priority levels [1,B] is restricted to the initial traffic envelope as each flow is restored. The workload of flows having frames that become eligible is constrained by the second term of (4). Considering the non-preemption characteristic of the scheduling policy the delay bound schedulability equation for priority level-B is the original RCSP defined as ª º ( )
3) the delay bound for priority levels-m in [B+1,M], where M is the maximum priority level can be computed as if flow 01 had no bandwidth allocation at all. Priority levels in [1,B] all have higher priority and are limited in arrival rate by the fully restored traffic envelope. Equation (5) establishes the delay bound for these flow levels, which is the original RCSP.
E. Flow Transition to a Non-baselined State
When a frame k arrives on flow n at level 1 (flow 1,n ) with an ET is the ET of frame k given the arrival pattern of previous frames on flow 1 ,n , the flow 1,n will be considered non-baselined. This occurrence will be rare, other than an baselining event in the previous switch.
F. Frame Receipt Function
Determination of which arriving frame to baseline is carefully considered given the limited TO of flow 01 . When a flow has not been baselined for a time period that allows the relative clock drift between network devices to reach a bound, the flow must be re-baselined.
Baselining is considered at each frame receipt allowing realtime consideration on a frame-by-frame basis. The specific event is a frame held by the switch becoming eligible for transmission scheduling. The eligibility time is A minimum Baseline Interval (BI) table records the minimum interval in which each flow must be baselined. The acceptable interval is a function of the delay-jitter performance need of the flow given the clock drift rate capability of the current switch and the device transmitting to the current switch. The baseline deadline BD(k) records when the flow k must be baselined. The baselined status of each flow will be maintained. A sorted queue Flow 01 Queue of scheduled frame transmissions on flow 01 is maintained. Each element holds a frame pending transmission, and a scheduled transmission time. The queue is sorted in ascending order of scheduled transmission times. A FIFO queue FIFOqueue will be used to store pending frames at priority level-1.
G. Virtual Flow Allocation Considerations
In order to support sufficient baselining epochs during the packet scheduling process, virtual flow flow 01 must be allocated a minimum inter-arrival time to support the baseline intervals of the FlexTDMA flows. This time (6) should be sufficient to allow a baseline event on each flow once each BI.
( )
The minimum BI for a flow (7) is a function of the clock drift rate and the maximum tolerable clock drift error.
H. Formal Description of FlexTDMA
The FlexTDMA algorithm has three processing stages in the switch: 1) frame arrival to the switch, 2) frame eligibility, and 3) frame transmission. When a frame arrives at the input port of a switch, the arrival time (AT) is recorded, and the eligibility time (ET) of the flow is determined. The frame transmission deadline is determined from the ET and the switch flow deadline bound and the frame is stored pending eligibility. A frame, held until its ET, is scheduled for transmission on Flow 01 at its deadline time (flow baselining) when either the flow is not currently baselined or the baseline deadline has been exceeded, and Flow 01 is available. Otherwise the frame is placed into the appropriate FlexTDMA priority FIFO queue pending transmission. Flow 01 is considered available when no frame is currently scheduled for transmission within one Flow 01 .period of the desired deadline time in order to respect the minimum transmission period of Flow 01 . If a switch output port becomes idle, the switch selects a frame from Flow 01 queue when a frame is present and is scheduled in the window [now, now + frame time ], or a frame is selected from the FIFO queue.
I. FlexTDMA Properties
FlexTDMA provides a level of service between asynchronous end systems and switches similar to a synchronized system supported with a TDMA scheduled interconnecting bus. The key criteria is: deterministically bounded delay, constant delay bound, a low delay bound, and very low delay-jitter.
IV. PERFORMANCE
A. Performance Comparison Criteria
The two key performance characteristics that differentiate FlexTDMA from TDMA and RCSP are stable delay bounds at the end-to-end value, and minimal delay-jitter. TDMA offers both minimal delay bounds and minimal delay-jitter service but only when the communicating elements are synchronized. Figure 1 shows the OPNET simulation topology. The topology has 6 switches connected in series. The traffic from node 0 is forwarded to node 10 where the end-to-end delay and delayjitter are monitored. Nodes 1 to 9 introduce cross traffic forwarded to switch 10 where it is discarded. Each node transmits frames on 50 flows at a period of 2050 μs with 0 to 50 μs of jitter added to each period time. Each switch can be configured to support FlexTDMA, RCSP-RJ or RCSP-DJ. The bounding delays were computed off-line and were configured into each switch. This allows the FlexTDMA and RCSP-DJ policies to target the bounding delays at each switch. Additionally a high delay bound was selected to simulate a requirement driven delay target for FlexTDMA. Figure 2 shows the Cumulative Distribution Function (CDF) for end-to-end delay under each of the scheduling policies.
B. Simulation Results
The delay bounds for RCSP-RJ were nearly zero as there was little contention and therefore minimal actual delay at each switch. RCSP-DJ delay bounds were centered on the bounding delay of 4164 μs. RCSP-DJ has direct knowledge of the delay in the previous switch, and can simply delay each frame to the bounding delay of the previous switch. FlexTDMA suffers from baseline contention that causes some degree of delay less than the maximal delay bound. FlexTDMA had a few delay bounds ranging 3954 to 4164 μs due to baseline contention (this can be seen in the graph as the lower foot of the CDF for FlexTDMA), with the majority at the bounding delay of 4176 μs. Under FlexTDMA most frames are forwarded in a baselined condition so that no baseline contention is encountered. FlexTDMA was also tested with an artificially high required cumulative end-to-end delay bound of 6000 μs.
There were a few delay bounds ranging 5018 to 6014 μs due to baseline contention (this can be seen in the graph as the lower foot of the CDF for FlexTDMA), with the majority at the bounding delay of 6014 μs. This demonstrates the ability of FlexTDMA to support delay bounds higher than the bounding delay values. Each policy tested offered very small (sub micro-second) delay-jitter performance. Figure 3 shows the average delay-jitter under FlexTDMA over a one second simulated run. The delay-jitter reduces as flows are baselined.
V. CONCLUSIONS
This paper presents a switch frame processing methodology called FlexTDMA, which enhances the system level performances of a closed network by insuring a constant delay, a low delay bound, and low delay-jitter in a network of asynchronous end systems and networking switches. These results demonstrate the ability of FlexTDMA to offer nearly equal end-to-end delay and delay-jitter performance of RCSP-DJ in an asynchronous network. The difference in performance between FlexTDMA and RCSP-DJ results from the baseline contention existing in FlexTDMA. 
